

Wide-Range Switched-Mode Power Amplifier Architecture

Xin Zan, Khandoker N Rafa Islam, and David J Perreault

The Research Laboratory of Electronics

Massachusetts Institute of Technology

Cambridge, USA

xinzan@mit.edu, krafa@mit.edu, and djperrea@mit.edu

Abstract: Switched-mode power amplifiers are desired that can work across a wide range of power levels and load impedances with fast response speed while maintaining high efficiency. Such designs would be valuable for many applications including plasma generation and wireless power transfer. We introduce a new wide-range switched-mode power amplifier architecture that provides output voltage modulation, enabling it to modulate output power and compensate for resistive load variations. Dynamic frequency modulation is leveraged to address reactive load variations. The new architecture enables all the semiconductor switches to maintain zero-voltage switching across all operating conditions.

I. INTRODUCTION

Switched-mode power amplifiers capable of wide operating ranges, including resistive load range and reactive load range and/or a wide range of power levels, are needed for plasma generation, wireless power transfer, dc-dc converters, battery chargers, induction heating, RF welding, and RF power transmission among other applications. Moreover, such switched-mode power amplifiers - also known as radio-frequency (rf) inverters - must often provide high control bandwidth (i.e., fast response speed) to changes in load and/or desired power level.

In this work, we propose a new switched-mode power amplifier architecture that can efficiently and rapidly control rf power into a variable load impedance, including loads with variable resistive and reactive components. The new design provides direct rf output voltage modulation to control power and manage load resistance variations and a further control means - such as frequency modulation - to manage load reactance variations. Output power control into a variable load may be achieved while preserving zero-voltage switching (ZVS) of all inverter power devices, which is often important for high-frequency applications. As compared to previous approaches to this design problem (e.g., [1–3]), the proposed inverter offers both a simpler structure and the possibility of much faster response speeds owing to the modulation mechanisms used. As compared to the use of a conventional wide-power-range inverter (e.g., [4]) and a high-bandwidth


matching network (e.g., [5, 6]), the proposed approach offers a simpler overall system solution.

The proposed wide-range power amplifier architecture offers the ability to provide fast-response control of power over a wide range into a highly-variable load impedance. The amplifier architecture uses a version of phase control (or “reverse” phase control) as a principal to control fundamental rf output amplitude, which we refer to as β modulation hereinafter. The β modulation applies one or more zero-state portions to intermediate ac or dc waveforms, e.g. square-wave waveforms, thus enabling the fundamental component of the output to be controlled. Unlike conventional designs, the proposed approach enables direct output voltage modulation while preserving zero-voltage switching for all devices across a wide operating range. Narrow-band frequency modulation, also called dynamic frequency tuning (DFT), is leveraged to address load reactance variations.


The wide control range and fast response capability come from the topology, β modulation, and frequency modulation. Practically, by introducing a zero state in an intermediate waveform and keeping nonzero state for an electrical angle β , where $\beta_{\min} \leq \beta \leq \beta_{\max}$, we can achieve rapid control of rf power over a wide range including variable resistive and reactive components. DFT can be used in conjunction with an output tank L_s and C_s to compensate for reactive variations in the load, while preserving ZVS of the all inverter devices. Section II of the paper describes an important implementation of proposed architectural approach, while Section III describes how ZVS is preserved for the inverter devices. Section IV presents a design approach and example. Section V of the paper presents simulations illustrating the performance of the proposed design, and Section VI concludes the paper.

II. WIDE-RANGE VOLTAGE-MODE CLASS-D POWER AMPLIFIER

The wide-range switched-mode power amplifier architectures can be implemented based on different circuits, as seen in Fig. 1. Possible implementations include those based on voltage-mode class-D, current-mode class-D and class-E inverters. Depending upon the implementation, the output waveform can be modulated by placing zero states in unipolar or bipolar square waves, sine waves, and half-sine waves. Higher-order power amplifiers are also possible, including class EF



(a) Ideal six-switch wide-range voltage-mode class-D power amplifier. (b) Ideal three-switch wide-range voltage-mode class-D power amplifier.



(c) Ideal wide-range current-mode class-D power amplifier. (d) Ideal wide-range class-E power amplifier.

Fig. 1. Wide-range switched-mode power amplifier architecture contains different circuit realizations.




Fig. 2. Ideal modulated square-wave waveforms. The modulation variable β is in the range of $0^\circ \sim 180^\circ$. $v_{ab1} = v_{a1} - v_{b1}$ and $v_{ab2} = v_{a2} - v_{b2}$. The time intervals (a), (b), (c), and (d) match with those in Figs. 3 and 4.




Fig. 3. Ideal control sequences of the wide-range voltage-mode class-D power amplifier. A switching function state of 1 indicates a switch is on and state of 0 indicates a switch is off.

and class ϕ_2 power amplifiers. As an advantageous example of the proposed architecture, we focus on an implementation based on a voltage-mode class-D ZVS inverter, which employs six switches as seen in Fig. 1(a).

A. Idealized Operation

1) *Qualitative Analysis:* The wide-range voltage-mode class-D power amplifier has six switches for its double-ended (or “differential”) version. An idealized version of the six-switch voltage-mode class-D power amplifier is shown in

Fig. 1(a). The load is modeled as a series combination of a resistor R_{load} and an inductor L_{load} , which is in series with the output tank L_s and C_s . The inductor L_{ZVS} is used in conjunction with the load network to achieve zero voltage switching. The inverter is controlled such that voltage $v_{ab1}(v_{a1-b1}) = v_{a1} - v_{b1}$ in Fig. 2 is ideally a square wave. Phase control angle β is used to create a phase-controlled (or “chopped”) waveform, $v_{ab2}(v_{a2-b2}) = v_{a2} - v_{b2}$, whose nonzero duration or duty ratio




Fig. 4. Ideal circuit operation of the wide-range voltage-mode class-D power amplifier.

depends on β . The fundamental component v_{a2-b2_1st} of v_{a2-b2} , is controlled by β , which provides a means to control the rf output power. In the ideal case, where the rise and fall times of v_{a1-b1} and v_{a2-b2} are instantaneous, β has a usable range of $0^\circ \sim 180^\circ$.

The six-switch wide-range voltage-mode class-D power amplifier is related to the full-bridge voltage-mode class-D power amplifier, but utilizes additional switches to achieve a wide output control range while preserving efficient operation. The control sequences (switching functions) of the six switches in the idealized case (with ideal switches) are shown in Fig. 3, where a switching function state of 1 indicates a switch is on and state of 0 indicates a switch is off. S_1 and S_2 ideally operate in a complementary fashion (i.e., neglecting dead time). In the first half cycle, S_1 , S_4 , and S_6 are on. S_3 also conducts during the first portion of the first half cycle, but turns off at control angle β at which point S_5 turns on (neglecting dead time) and conducts while S_3 is off. In the second half cycle, S_2 , S_3 and S_5 are held on. S_4 conducts for the first portion of the second half of the cycle, turning off at $\beta + 180^\circ$, at which point S_6 turns on (again, neglecting deadtime between S_4 and S_6). The circuit operation over these intervals is shown in Fig. 4.

2) *Quantitative Analysis:* For the waveforms in Fig. 2, we can calculate the peak amplitude and phase of the k^{th} harmonic of v_{a2-b2}

$$|V_k| = \frac{2\sqrt{2}}{k\pi} V_{dc} \sqrt{1 - \cos(k\beta)} \quad (1)$$

$$\phi_k = -\arctan \frac{1 - \cos k\beta}{\sin k\beta} \quad (2)$$

where harmonic order k equals 1 for v_{a2-b2_1st} . If $\beta = \pi$, $|V_k| = \frac{4}{k\pi} V_{dc}$ and $\phi_k = -\frac{\pi}{2}$ for odd-order harmonics, which are the amplitudes and phases of the square-wave (ideal v_{a1-b1}) Fourier series. The corresponding time-domain waveforms of v_{a2-b2} harmonic components become

$$v_{a2-b2_k^{th}} = |V_k| \cos(k\omega t + \phi_k). \quad (3)$$

The average load power owing to the k^{th} harmonic component may be calculated as

$$P_k = \frac{1}{2} |I_k|^2 R_{load} = \frac{1}{2} \frac{|V_k|^2 R_{load}}{\left[\omega(L_s + L_{load}) - \frac{1}{\omega C_s} \right]^2 + R_{load}^2} \quad (4)$$

where ω is the operating frequency, $|V_k|$ can be calculated from (1), and $|I_k|$ is the amplitude of k^{th} harmonic component of i_{load} . For a high-quality output filter tank, we may approximate the average load power P as being approximately fundamental power P_1 .

For a given resistive load R_{load} , different values of β will result in different voltages applied to the load and hence different load power. To maintain the power range $P_{min} \sim P_{max}$ for a given R_{load} , there is a β range $\beta_{min} \sim \beta_{max}$. There are minimum and maximum load resistance values R_{min} and R_{max} that are the boundaries to achieve a minimum to maximum power range $P_{min} \sim P_{max}$ for $0^\circ < \beta \leq 180^\circ$ with a specified dc voltage V_{dc} .

B. Practical Realization

The previous section treats the idealized case in which the switches are ideal and the voltages v_{a1-b1} and v_{a2-b2} rise and fall instantaneously. In practice, switches have an output




Fig. 5. Wide-range voltage-mode class-D power amplifier with switch capacitances.




Fig. 6. Practical modulated square-wave waveforms. The modulation variable β is in the range of $\delta_1 \sim 180^\circ - \delta_2$. $v_{ab1} = v_{a1} - v_{b1}$ and $v_{ab2} = v_{a2} - v_{b2}$. The time intervals (a), (b), (c), (d), (e), (f), (g), (h), (i), and (j) match with those in Figs. 7 and 8.




Fig. 7. Practical control sequences of the wide-range voltage-mode class-D power amplifier.

capacitance which may be modeled as a capacitance C_{sw} in parallel with the switch, as illustrated in Fig. 5. The circuit voltage waveforms consequently have nonzero rise and fall times. To avoid switching loss at high frequency, it is important to implement zero-voltage switching (ZVS) in which the switch voltage remains small at device turn-off, and devices are turned on only when they have small voltage across them. A feature of the present design is that despite providing modulated output waveforms, each switch can be turned on and off with zero voltage switching. Some transitions for ZVS switching in the circuits of Fig. 5 depend on the ZVS inductor L_{zvs} . Others depend upon the net inductance L_{net} in the load series branch (L_s , C_s , L_{load} , and R_{load}). While we do not pursue it here, ZVS for this second group of transitions can also be implemented with an additional inductive reactance branch (not shown in Fig. 5) placed in parallel with the load series branch. In Fig. 5, L_{zvs} relates to the ZVS switch voltage transition times δ_1 and δ_3 in Fig. 6 and L_{net} from the load series branch relates to the ZVS switch voltage transition time δ_1 and δ_2 in Fig. 6.

1) *Waveform and Circuit:* Because of the switch capacitances (C_{sw1} , C_{sw2} , C_{sw3} , C_{sw4} , C_{sw5} , and C_{sw6}), as shown in Fig. 5 and resulting nonzero rise and fall times of voltages v_{a1-b1} and v_{a2-b2} , as shown in Fig. 6, we define voltage rise time δ_1 and fall time δ_3 in v_{a1-b1} (expressed in electrical angle). δ_1 and δ_3 can be the same or different and do not need to depend heavily on loading conditions. The rise time of v_{a2-b2} follows v_{a1-b1} as δ_1 and its fall time δ_2 depends on the loading conditions.

A set of control sequences and corresponding circuit operation intervals are shown in Figs. 7 and 8, respectively to have voltage waveforms in Fig. 6. Compared to Fig. 3, the control sequences include necessary dead times between switches to permit zero-voltage switching: S_1 turns on with a delay angle δ_1 after S_5 turns off under ZVS. During the dead-time interval, $v_{a1} = v_{a2}$ increases to V_{dc} by charging C_{sw5} so that S_1 can have ZVS turn-on, as shown in Fig. 8(a). S_3 still turns off at β but S_5 turns on with a dead-time delay δ_2 . During this dead-time delay, C_{sw5} gets discharged by i_{load} , so that S_5 can have ZVS turn-on, as shown in Fig. 8(c). (As previously mentioned, an additional inductive branch in parallel with the output network branch - not shown in Fig. 5 - can also provide current for ZVS switching.) The turn off of S_1 comes earlier with a dead time δ_3 compared to the idealized case while S_3 still turns on at 180° . During this dead-time delay, C_{sw3} gets discharged by i_{zvs} , so that S_3 can have ZVS turn-on, as shown in Fig. 8(e). The other three switches S_2 , S_4 , and S_6 operate 180° out of phase with the switches S_1 , S_3 , and S_5 , respectively. The control sequence and circuit operation presented here serve as an illustrative example, demonstrating their functionality. However, it is important to note that they can be further optimized to suit various objectives and goals.

Consider the practical waveforms of v_{a1-b1} , v_{a2-b2} , and $v_{a2-b2-1st}$ with switch capacitances and associated dead times shown in Fig. 6. Because of the existence of nonzero rise/fall times δ_1 and δ_2 , $|V_k|$ and ϕ_k of the k^{th} harmonic of v_{a2-b2}













Fig. 8. Practical circuit operation of the wide-range voltage-mode class-D power amplifier.

become

$$\begin{aligned} |V_k| &= \frac{2\sqrt{2}}{k^2\pi} V_{dc} \sqrt{A + B + C + D} \\ A &= \frac{1 - \cos(k\delta_1)}{\delta_1^2}; \\ B &= \frac{1 - \cos(k\delta_2)}{\delta_2^2}; \\ C &= \frac{\cos[k(\beta + \delta_2)] + \cos[k(\beta - \delta_1)]}{\delta_1\delta_2}; \\ D &= \frac{-\cos(k\beta) - \cos[k(\beta + \delta_2 - \delta_1)]}{\delta_1\delta_2}, \end{aligned} \quad (5)$$

and

$$\begin{aligned} \phi_k &= -\arctan \frac{E}{F} \\ E &= \delta_1 \sin(k\beta) - \delta_1 \sin[k(\beta + \delta_2)] + \delta_2 \sin(k\delta_1); \\ F &= \delta_1 \cos(k\beta) - \delta_1 \cos[k(\beta + \delta_2)] + \delta_2 \cos(k\delta_1) - \delta_2, \end{aligned} \quad (6)$$

respectively. The corresponding fundamental component of v_{a2-b2} in time domain is

$$v_{a2-b2_1st} = |V_1| \cos(\omega t + \phi_1) \quad (7)$$

where $|V_1|$ and ϕ_1 are the amplitude and phase from (5) and (6), respectively.

The average load power owing to the k^{th} harmonic component may be calculated as

$$P_k = \frac{1}{2} |I_k|^2 R_{load} = \frac{1}{2} \frac{|V_k|^2 R_{load}}{\left[\omega(L_s + L_{load}) - \frac{1}{\omega C_s} \right]^2 + R_{load}^2} \quad (8)$$

where ω is the operating frequency and $|V_k|$ is from (5).

C. Dynamic Frequency Modulation

Given a high quality-factor output tank L_s, C_s , we can select a switching frequency ω that makes the net series reactance posed by the output tank L_s, C_s , and load inductance L_{load} provide a desired constant value X_{net} . At center operating frequency ω_c and $X_{load} = j0\Omega$,

$$X_{net} = \omega_c L_s - \frac{1}{\omega_c C_s}. \quad (9)$$

For other $X_{load} = \omega L_{load} \neq j0\Omega$, by selecting ω , we want

$$\omega L_s - \frac{1}{\omega C_s} + X_{load} = X_{net}. \quad (10)$$

In this way, for a given R_{load} , control angle β and fundamental power P_1 range only depend on the resistive load (in the range $R_{min} \sim R_{max}$). Similar circuit operation and waveforms can be maintained irrespective of the load reactance. Thus,

$$P_1 = \frac{1}{2} \frac{|V_1|^2 R_{load}}{X_{net}^2 + R_{load}^2} \quad (11)$$

is constant. This will be verified in Figs. 9 and 10 later.

We can use frequency modulation to make the net reactance posed by the tank and the load be some desired value X_{net} .

X_{load} can be inductive or capacitive as long as the operating frequency ω makes X_{net} constant. While we do not pursue it here, we note that other means - such as switched reactance banks or phase-switched impedance modulation (e.g., [5, 6]) - can be used to set X_{net} while operating at a fixed frequency.

III. ZERO-VOLTAGE SWITCHING CONDITIONS

The proposed wide-range power amplifier architecture is able to maintain ZVS for all inverter devices across load and power conditions; this is achieved by charging and discharging switch capacitances C_{sw} by i_{zvs} and i_{load} during dead times δ_1, δ_2 , and δ_3 .

A. Current Modeling

Modeling i_{zvs} and i_{load} is important for predicting ZVS conditions.

Because the voltage across L_{zvs} is approximately a square wave (albeit with nonzero rise and fall times, as seen in Fig. 6, the current flow through L_{zvs} is an approximately symmetric triangle waveform that can be expressed as:

$$i_{zvs} = \begin{cases} \frac{2I_{zvs,pk}}{\pi} \omega t - I_{zvs,pk}, & 0 + k \cdot 2\pi \leq \omega t < \pi + k \cdot 2\pi \\ -\frac{2I_{zvs,pk}}{\pi} \omega t + 3I_{zvs,pk}, & \pi + k \cdot 2\pi \leq \omega t < 2\pi + k \cdot 2\pi \end{cases} \quad (12)$$

with $I_{zvs,rms} = \frac{1}{\sqrt{3}} I_{zvs,pk}$ and $I_{zvs,pk} = \frac{V_{dc} T_s}{4L_{zvs}}$.

As long as the quality factor Q of the load branch is high enough, for example, $Q = 5$, the load current i_{load} can be represented as

$$i_{load} = I_{load,pk} \cos(\omega t + \phi_1 - \phi_{load}) \quad (13)$$

where $I_{load,pk} = \frac{|V_1|}{\sqrt{R_{load}^2 + X_{net}^2}}$ and $\tan \phi_{load} = \frac{X_{net}}{R_{load}}$. $|V_1|$ is the fundamental component from (1) or (5).

B. Dead Times and ZVS

ZVS is very important for high-frequency and very-high-frequency power conversion. For practical voltage-mode class D power amplifiers, there are dead times in control sequences as seen in Fig. 7 to enable switch capacitances to losslessly charge and discharge, so that the switches can have zero-voltage turn-on. There are three dead-times: δ_1, δ_2 , and δ_3 that need to be considered in the wide-range voltage-mode class D power amplifier.

1) δ_1 : Consider the commutation of current from S_5 to S_1 with S_3 held on as shown in Figs. 8(j), 8(a), and 8(b). During δ_1 , $v_{a1} = v_{a2}$. The combination of i_{zvs} and i_{load} charge C_{sw5} and discharge C_{sw1} . S_1 turns on at zero voltage when $v_{a1} = v_{a2} = V_{dc}$. Assume $v_{a1} = v_{a2} = v_1(t)$,

$$i_{Csw1} + i_{Csw5} = -i_{zvs} - i_{load} \quad (14)$$

where

$$i_{Csw1} = C_{sw1} \frac{d(v_1 - V_{dc})}{dt} = C_{sw1} \frac{dv_1}{dt}$$

and

$$i_{Csw5} = C_{sw5} \frac{d(v_1 - 0)}{dt} = C_{sw5} \frac{dv_1}{dt}.$$

With the integration during δ_1 ,

$$\int_0^{V_{dc}} (C_{sw1} + C_{sw5}) dv_1 = - \int_0^{\delta_1/\omega} (i_{zvs} + i_{load}) dt. \quad (15)$$

The precise solution can be derived from

$$\omega(C_{sw1} + C_{sw5})V_{dc} = - \int_0^{\delta_1} [i_{zvs}(\omega t) + i_{load}(\omega t)] d(\omega t). \quad (16)$$

Regarding $i_{zvs}(\omega t) \approx i_{zvs}(0) = -I_{zvs, pk}$ and $i_{load}(\omega t) \approx i_{load}(0) = I_{load, pk} \cos(\phi_1 - \phi_{load})$ from (12) and (13) during δ_1 , a linear approximation can be

$$\omega(C_{sw1} + C_{sw5}) \frac{V_{dc}}{\delta_1} = I_{zvs, pk} - I_{load, pk} \cos(\phi_1 - \phi_{load}). \quad (17)$$

Assuming $C_{sw1} = C_{sw5} = C_{sw}$ (i.e., equal effective switch capacitances),

$$\delta_1 = \frac{2\omega C_{sw} V_{dc}}{\frac{V_{dc} T_s}{4L_{zvs}} - \frac{|V_1|}{\sqrt{R_{load}^2 + X_{net}^2}} \cos(\phi_1 - \arctan \frac{X_{net}}{R_{load}})} \quad (18)$$

where $|V_1|$ can be calculated from (1) without considering the dead times for simplicity. Then

$$\delta_1 = \frac{2\omega C_{sw}}{\frac{T_s}{4L_{zvs}} - \frac{\frac{2\sqrt{2}}{\pi} \sqrt{1 - \cos \beta}}{\sqrt{R_{load}^2 + X_{net}^2}} \cos(\phi_1 - \arctan \frac{X_{net}}{R_{load}})} \quad (19)$$

For ZVS turn-on of S_1 , there is no requirement on the current direction of i_{load} as long as $I_{zvs, pk} > I_{load, pk} \cos(\phi_1 - \phi_{load})$. δ_1 is almost load independent.

2) δ_2 : Consider commutation of current from S_3 to S_5 with S_1 held on, as shown in Figs. 8(b), 8(c), and 8(d). i_{load} charges C_{sw3} and discharges C_{sw5} . S_5 turns on at zero voltage when $v_{a2} = 0$. Assuming $v_{a2} = v_2(t)$,

$$i_{Csw3} + i_{Csw5} = i_{load} \quad (20)$$

where

$$i_{Csw3} = C_{sw3} \frac{d(V_{dc} - v_2)}{dt} = -C_{sw3} \frac{dv_2}{dt}$$

and

$$i_{Csw5} = C_{sw5} \frac{d(0 - v_2)}{dt} = -C_{sw5} \frac{dv_2}{dt}$$

With the integration during δ_2 ,

$$\int_{V_{dc}}^0 -(C_{sw3} + C_{sw5}) dv_2 = \int_{\beta/\omega}^{(\beta+\delta_2)/\omega} i_{load}(t) dt. \quad (21)$$

The precise solution can be derived from

$$\omega(C_{sw3} + C_{sw5})V_{dc} = \int_{\beta}^{(\beta+\delta_2)} i_{load}(\omega t) d(\omega t) \quad (22)$$

Regarding $i_{load}(\omega t) \approx i_{load}(\beta) = I_{load, pk} \cos(\beta + \phi_1 - \phi_{load})$ from (12) and (13) during δ_2 , a linear approximation can be made

$$\omega(C_{sw3} + C_{sw5}) \frac{V_{dc}}{\delta_2} = I_{load, pk} \cos(\beta + \phi_1 - \phi_{load}) \quad (23)$$

Similarly,

$$\delta_2 = \frac{2\omega C_{sw}}{\frac{\frac{2\sqrt{2}}{\pi} \sqrt{1 - \cos \beta}}{\sqrt{R_{load}^2 + X_{net}^2}} \cos(\beta + \phi_1 - \arctan \frac{X_{net}}{R_{load}})} \quad (24)$$

where we again assume all switch capacitances are equal.

For ZVS turn-on of S_5 , $i_{load}(\beta)$ has to be positive. δ_2 is load dependent.

3) δ_3 : Consider commutation of current from S_1 to S_3 with S_5 held on, as shown in Figs. 8(d), 8(e), and 8(f), i_{zvs} charges C_{sw1} and discharges C_{sw3} . S_3 turns on at zero voltage when $v_{a1} = 0$. Assuming $v_{a1} = v_3(t)$,

$$i_{Csw1} + i_{Csw3} = i_{zvs} \quad (25)$$

where

$$i_{Csw1} = C_{sw1} \frac{d(V_{dc} - v_3)}{dt} = -C_{sw1} \frac{dv_3}{dt}$$

and

$$i_{Csw3} = C_{sw3} \frac{d(0 - v_3)}{dt} = -C_{sw3} \frac{dv_3}{dt}.$$

With the integration during δ_3 ,

$$\int_{V_{dc}}^0 -(C_{sw1} + C_{sw3}) dv_3 = \int_{\pi/\omega - \delta_3/\omega}^{\pi/\omega} i_{zvs}(t) dt. \quad (26)$$

The precise solution can be derived from

$$\omega(C_{sw1} + C_{sw3})V_{dc} = \int_{\pi - \delta_3}^{\pi} i_{zvs}(\omega t) d(\omega t). \quad (27)$$

Regarding $i_{zvs}(\omega t) \approx i_{zvs}(\pi) = I_{zvs, pk}$ from (12) and (13) during δ_3 , a linear approximation can be

$$\omega(C_{sw1} + C_{sw3}) \frac{V_{dc}}{\delta_3} = I_{zvs, pk} \quad (28)$$

Similarly,

$$\delta_3 = \frac{8\omega L_{zvs} C_{sw}}{T_s} \quad (29)$$

For ZVS turn-on of S_3 , there is no requirement of $i_{load}(t)$ during δ_3 at all. δ_3 is fully load-independent.

In practice, δ_1 and δ_3 can overlap with each other or contain each other. The rise of v_{a1} and the fall of v_{b1} can happen at the same time. The fall of v_{a1} and the rise of v_{b1} can happen at the same time as well. Time intervals of Figs 8(j) and 8(a); Figs 8(e) and 8(f) can be combined together.

IV. DESIGN PROCEDURE AND EXAMPLE

Here we sketch out one possible design procedure for the proposed inverter. Given the input dc voltage V_{dc} , it is desired to realize an output power range from P_{min} to P_{max} for a load range from R_{min} to R_{max} with an example reactive component from 0 to $\omega L_{load, max}$.

For example, consider an example with $V_{dc} = 300$ V, $P_{min} = 300$ W, $P_{max} = 3000$ W, a 4X resistive load range, i.e., $R_{max}/R_{min} = 4$, a reactive load component from $j0 \Omega$ to $+j15 \Omega$, and the minimum loaded quality factor $Q_{min} = 5$ of the load branch (C_s , L_s , R_{load} , and L_{load}), e.g., as determined by waveform purity and/or frequency range considerations,

TABLE I
A PRACTICAL REALIZATION EXAMPLE

f	12.76 ~ 13.56 MHz	V_{dc}	300 V
R_{load}	4 ~ 19 Ω	L_{load}	0 ~ 187 nH
P_1	0.3 ~ 3 kW	C_{sw}	80 pF
L_{zvs}	140 nH	L_{net}	91.4 nH
L_s	1.5 μ H	C_s	97.8 pF

and center operating frequency $f_c = 13.56$ MHz, parameters can be determined as follows and concluded in Table I.

A. Frequency Selection

Because of the variable reactive load, (e.g., inductive L_{load} as shown in Fig. 1), the operating frequency may be selected to keep net reactance X_{net} formed by the output tank and load reactance constant. As illustrated in (10), the operating frequency is

$$\omega = \frac{\omega_c L_{net} + \sqrt{(\omega_c L_{net})^2 + 4(L_s + L_{load})/C_s}}{2(L_s + L_{load})} \quad (30)$$

where $\omega_c L_{net} = \omega_c L_s - 1/\omega_c C_s = X_{net}$, which is used to achieve ZVS of the switches. By selecting the operating frequency as per (30), P_1 in (11) is invariant to L_{load} but depends on R_{load} . Also, with high-Q filtering from the output tank, the shape of the relevant operating waveforms remain the same for a given R_{load} as will be shown in Figs. 9 and 10 for different L_{load} .

B. Initialization

Considering the case $X_{net} = 0 \Omega$ and neglecting ZVS consideration of dead times, the average power may be approximated as that owing to the fundamental current: $P_1 = \frac{4}{\pi^2} \frac{V_{dc}^2 (1 - \cos \beta)}{R_{load}}$. For our example, this results in $R_{max} = 24 \Omega$ to have the full power range over the full load range when $\beta_{max} = 180^\circ$.

C. Inductors and Capacitors


With $Q_{min} = 5$, $R_{max} = 24 \Omega$, and $\omega_c = 2\pi \times 13.56$ Mrad/s, the output tank can be calculated from

$$\begin{aligned} L'_s/C_s &= Q_{min}^2 \times R_{max}^2; \\ L'_s C_s &= 1/\omega_c^2. \end{aligned} \quad (31)$$


We have $L'_s = 1.41 \mu$ H and $C_s = 97.8$ pF. $L_s = L'_s + L_{net}$ where $L_{net} = X_{net}/\omega_c$ can be determined to achieve ZVS with $C_{sw} = 80$ pF during the dead time δ_2 for ZVS. We select $L_{net} = 91.4$ nH by simulation.

D. Load Range

Given the known variables and requirements, we can plot the relationship among power P_1 , β , and R_{load} from (8) when considering ZVS dead times $\delta_1 = \delta_3 = 9^\circ$ and $\delta_2 = 25^\circ$ and $X_{net} = 7.67 \Omega$, as shown in Fig. 9. From Fig. 9(a), we can see a specific β range for R_{load} in the range of R_{min} to R_{max}



(a) Power range for different β and R_{load} from (8). To achieve the full power range $R_{min} = 3 \Omega$ and $R_{max} = 20 \Omega$.



(b) Achievable power range for β within the limits under different R_{load} . The lines come from the theoretical analysis. The single points come from simulation with consideration of different L_{load} .

Fig. 9. The relationship among power, β , and R_{load} for the practical realization.

to meet the power range of 0.3 to 3 kW. Here, $R_{min} = 3 \Omega$ and $R_{max} = 20 \Omega$. Fig. 9(b) illustrates the relationship among P_1 , β , and R_{load} differently. For the load range from 3 to 20 Ω , we are able to achieve the full power range within the practical β range. Too big and too small R_{load} cannot achieve the maximum power because of the limitation of β_{max} . Those single data points come from simulation data with consideration of L_{load} , which will be illustrated later.

V. SIMULATION VERIFICATION

A simulation of an example design is done for 12 cases with parameters in Table I. The load and power for the 12 cases are as follows: $R_{load} = 4 \Omega$ or 19Ω ; $P_1 = 300$ W or 3000 W; $L_{load} = 0$ nH, 97 nH, or 187 nH.

Those single data points in Fig. 9(b) follows the trends of control angles β and fundamental power P_1 under different R_{load} , which verifies the analytical equations. From simulation, $R_{min} = 4 \Omega$ and $R_{max} = 19 \Omega$ while from the theoretical result, $R_{min} = 3 \Omega$ and $R_{max} = 20 \Omega$, which can achieve a 4.75X resistive load range in simulation for the full power range.

The difference comes from the load-dependent dead times in simulation while we have fixed values in the theoretical analysis in Section IV. The simulated waveforms are shown in Fig. 10. Together with Fig. 9(b), we can observe that the waveforms and datapoints from different reactive loads almost overlap with each other, which verifies that as long as the resistive load is the same, the power and operation remains unchanged. Fig. 10 also shows the typical voltage and current waveforms, which match with our theoretical analysis. v_{a1-b1} in Fig. 10(a) and i_{zvs} in Fig. 10(b) remain unchanged with different load conditions and power levels. Modulated waveforms v_{a2-b2} with different β from Fig. 10(c) can achieve the full power range $P_{\min}$ to $P_{\max}$ for the full load range $R_{\min}$ to $R_{\max}$. Because of the high enough quality factor in the load branch, current waveforms i_{load} are sine waves, as seen in Fig. 10(d).

Thus, the β modulation can modulate power and manage the resistive load variations while the dynamic frequency modulation can manage the reactive load variations in the wide-range voltage-mode class D power amplifier, as shown in Fig. 5.

VI. CONCLUSION

The operating principles of the wide-range voltage-mode class D power amplifier are illustrated through idealized and practical realizations by both qualitative and quantitative analysis. ZVS conditions are derived through analytical expressions. A design example followed by the design procedure enables a practical realization. The simulation verification shows that the wide-range voltage-mode class D power amplifier can achieve 300 ~ 3000 W across a resistive load range of 4 ~ 19 Ω and an inductive load range from 0 ~ 187 nH with a fixed input voltage of 300 V and a frequency range of 12.76 ~ 13.56 MHz.

REFERENCES

- [1] W. D. Braun and D. J. Perreault, "A high-frequency inverter for variable-load operation," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 2, pp. 706–721, 2019.
- [2] A. Kumar, S. Sinha, and K. K. Afridi, "A high-frequency inverter architecture for providing variable compensation in wireless power transfer systems," in *2018 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2018, pp. 3154–3159.
- [3] C. Liu, Y. Guan, Y. Wang, J. M. Alonso, and D. Xu, "Coordinate compression strategy of resistance and reactance for MHz-range inverter system," *IEEE Transactions on Power Electronics*, vol. 37, no. 12, pp. 14 993–15 004, 2022.
- [4] H. Zhang, A. Al Bastami, A. S. Jurkov, A. Radomski, and D. J. Perreault, "Multi-inverter discrete backoff: A high-efficiency, wide-range rf power generation architecture," in *2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2020, pp. 1–8.
- [5] A. S. Jurkov, A. Radomski, and D. J. Perreault, "Tunable matching networks based on phase-switched impedance modulation," *IEEE Transactions on Power Electronics*, vol. 35, no. 10, pp. 10 150–10 167, 2020.
- [6] A. Al Bastami, A. Jurkov, D. Otten, D. T. Nguyen, A. Radomski, and D. J. Perreault, "A 1.5 kW radio-frequency tunable matching network based on phase-switched impedance modulation," *IEEE Open Journal of Power Electronics*, vol. 1, pp. 124–138, 2020.




Fig. 10. Simulation waveforms for the wide-range voltage-mode class-D power amplifier under different 12 load conditions with $V_{dc} = 300$ V. The power is either $P_{\min} = 300$ W or $P_{\max} = 3000$ W; the resistive load is either $R_{\min} = 4 \Omega$ or $R_{\max} = 19 \Omega$; the inductive load is $X_{\text{load}} = 0 \Omega$ @ 13.56 MHz, $X_{\text{load}} = 8 \Omega$ @ 13.12 MHz, or $X_{\text{load}} = 15 \Omega$ @ 12.76 MHz.