Single-Phase Universal-Input PFC Converter Operating at High Frequency

Juan A. Santiago-González, David M. Otten (co-equal first authors), Seungbum Lim, Khurram K. Afridi and David J. Perreault, Fellow, IEEE

Dept. of Electrical Engineering and Computer Science
Massachusetts Institute of Technology
Cambridge, MA, USA
otten@mit.edu and djperrea@mit.edu

Abstract—Single-phase ac to dc converters for computers and related applications have requirements that are difficult to meet while achieving both high power density and high efficiency: wide input voltage range, large voltage step down, galvanic isolation, harmonic current limits and hold-up requirements. This work explores a circuit architecture and topology that is structured to facilitate operation at multi-MHz frequencies in order to address this challenge. We present a 250 W, 24 V output, universal input PFC converter prototype that leverages the proposed approach to achieve a power density of 34.9 W/in³ while meeting the 80 PLUS Platinum efficiency standard, EN61000-3-2 line harmonic requirements and half-cycle holdup. The converter operates at variable switching frequencies in the range of 1–4 MHz; the measured efficiency at 230 Vac RMS, 60 Hz input is 95.33% at full load and 84.57% at 8% load.

Keywords—Power Factor Correction, single phase PFC, universal input, high frequency

I. INTRODUCTION

While the transmission and distribution of electric power over the grid is done using ac waveforms, many of today’s loads are electronic devices that require dc voltages, such as laptops, personal computers, mobile phones, and LED lights. Ac to dc converters are used to transform power from the grid to power useful for an electronic load. These converters, present in nearly all modern grid-connected electronic devices, tend to be a bottleneck in the miniaturization of electronics. Owing to the desire for miniaturization and the large amount of energy processed through such converters, decreasing their volume while maintaining or improving performance is a problem of present practical importance.

An important approach towards miniaturizing power converters is increasing the switching frequency of the converter [1]. Despite the benefits of higher switching frequencies, there are a number of challenges that inhibit their use, such as excessive frequency-dependent losses and increased complexity of sensing and control [1]. In addition, there are many other factors that limit miniaturization of grid-interface power converters for single-phase systems. A chief one is the need for twice-line-frequency energy buffering and holdup in the face of power interruptions. The energy storage needed to ride through line voltage crossings, meet line harmonic requirements and provide holdup during line dropout is a function of output power and the line frequency, and does not depend on switching frequency [2-10]. The wide operating range (in input voltage and power) required of ac-dc converters operating under "universal input voltage" requirements (e.g., 85 Vac-264 Vac) likewise makes it difficult to miniaturize converters for this application, as does the need to meet ac line current waveform requirements (e.g. EN-61000-3-2 [11]) for high power quality, meet industry standards on efficiency (e.g. 80 PLUS [12]), provide good thermal management for inevitable losses, provide galvanic isolation [13,14], and meet strict EMI constraints [15,16]. Simultaneously meeting all these requirements while achieving high power density is a challenge [7,17,18].

Achieving miniaturization demands designs that can address these challenges while mitigating high-frequency losses and which can best utilize available semiconductor devices, passive components and controls. This paper explores a new architecture and design approach to increase the performance of universal-input grid interface ac/dc converters. Specifically, it focuses on design techniques for high power factor, high efficiency and high energy density single-phase isolated ac/dc power converters in the range of hundreds of watts, such as suitable for computer power supplies and similar applications.

Section II presents background on ac/dc converters. Section III gives an architectural overview of the design and details the design of each subsystem. Section IV shows experimental results. Section V compares this converter to other designs. Finally, Section VI concludes the paper.

II. TYPICAL AC/DC CONVERTERS

Ac/dc converters broadly address two challenges: (1) drawing energy from the ac line with acceptable waveform quality while providing sufficient energy buffering to handle line zero crossings and holdup requirements, and (2) providing isolation, voltage transformation, and regulation of the dc output. There are two main types of circuit architectures used to solve this problem: single-stage designs, e.g. [19-21], which accomplish both functions with one power stage, and two-stage designs [22-25] which split these functions up among multiple stages. (There are also design variants that are somewhere in between single stage and two full cascaded stages, such that one of the stages does not process all the power (e.g., [22]), but for
purposes here we treat such designs as two stage designs.) Single-stage converters typically have fewer components and the design and control schemes are simpler [17,18]. Power is only processed once, but the energy processing limits of single-stage designs tend to hurt their achievable performance (e.g., in terms of waveform quality, volume, etc.). On the other hand, the two-stage approach provides more flexibility and control handles that enables system-wide tradeoffs which can result in high-performance converters. In this type of converter, power is processed twice, so it is imperative that the tradeoffs are well understood and the components and topology carefully selected so that the circuit offers an overall increase in performance. Broadly speaking, single-stage designs are most often found in low-power systems where component count tends to drive cost and performance requirements are somewhat relaxed, while two (or more) stage designs are dominant in high-power and high-performance systems.

In this paper a two-stage power factor correction (PFC) circuit architecture is explored that is suitable for high-frequency (multi-MHz) operation while providing high efficiency and power density. Fig. 1 shows a simplified view of the general architecture of the converter. The front end is the PFC stage that manages drawing energy from the line with high waveform quality and providing energy buffering for twice-line-frequency ripple and holdup. The 2nd stage is an isolation and regulation stage that provides voltage step down, galvanic isolation, and regulated control of the output. The energy buffering capacitors are placed between the two stages.

A. PFC Stage

The PFC stage is the “front end” of the ac/dc converter, providing the interface to the ac grid. Its main purpose is to extract current from the line at high power factor, making the ac/dc converter look close to a resistive load. While near unity power factor is often desirable, international standards for computer power supplies such as EN61000-3-2 [11] and 80 PLUS [12] allow for some harmonic content. The “relaxed” constraint enables the use of distorted (non-sinusoidal) current drawn from the line, which in turns gives the designer a variety of options in topology and control scheme selection. [17,18,22,26]. In particular, the ability to draw some degree of harmonic currents allows reduction in the required energy storage for twice line frequency buffering [4-6, 27-31], permits a broader range of topologies to be used (e.g., ones that may not be able to draw current over the full line cycle), and provides greater flexibility in control.

In typical commercial ac/dc converters the PFC stage consists of a line-frequency rectifier followed by a boost-type converter [17,18,31] or a “bridgeless” design in which the boost converter is integrated with the rectifier [7,19]. The boost converter has several useful characteristics in this context: it has one magnetic component, it has a common-referenced switch, and, most importantly, it can operate to draw current from the line over the full line cycle. In short, it is a very popular topology because of its low component count, simple control scheme and high power factor. One drawback of the boost-type PFC is the high output voltage, which must be higher than the peak input voltage (i.e., higher than 373 V in an universal input design), far higher than the ultimate output voltage of the system. As the boost converter cannot achieve zero-voltage switching over much of its operating range, it is somewhat limited in achievable switching frequency and miniaturization, especially given its high-voltage operation and wide operating range. Moreover, operating at this high output voltage also increases the step-down ratio of the second stage, which hurts the achievable size and efficiency of the second stage. On the other hand, buck-type PFC converters [17,18,23] offer the opposite trade-offs: lower device stress and lower second stage step-down ratio but also lower achievable line waveform quality and power factor, as such a PFC stage can only operate over the parts of the line cycle where the instantaneous line voltage is higher than the output voltage of the PFC stage. Other types of converters (e.g., flyback or buck-boost stages) can split this difference, providing intermediate characteristics [22,31], though some such designs can impose quite high stresses [24,32].

B. Energy Buffering Capacitors

Energy buffering for twice-line frequency power pulsations and holdup is usually accomplished with electrolytic capacitors, owing to favorable tradeoffs in size, cost and efficiency. Nevertheless, such capacitors can take up to 30 to 40 % of a high-power-density ac/dc converter’s total volume. Their size is determined by three constraints: the energy that needs to be stored and delivered every half line cycle while meeting line harmonic requirements, the energy needed for hold-up time requirements (i.e. to provide energy to the output during a specified-duration dropout of the ac input voltage) and the temperature rise due to the current flowing through it. In single-phase ac/dc converters the input power drawn from the line is necessarily pulsating while constant power is delivered to the load. The amount of energy needed, the allowed ripple on the capacitor voltage and the average capacitor voltage all affect the sizing of the capacitors.

The capacitor energy requirement can be summarized as follows: for a given converter design the capacitor energy requirement will be dominated by either line energy buffering or hold-up time.

C. Isolation and Regulation Stage

The second stage in Fig. 1 takes the energy from the first stage (including the energy buffer) and delivers it to the output. Typically this is done with a step-down isolated dc/dc converter. The converter provides regulation of the output voltage and incorporates a transformer that provides isolation.
IEEE Journal of Emerging and Selected Topics in Industrial Electronics

Fig. 2 Proposed single phase ac/dc converter architecture. The converter consists of a rectifier bridge, a configuration switch network, two step-down converters, energy buffering capacitors and a two-input, single-output isolation and transformation stage.

[13,14]. (Capacitive isolation is possible [33,34], but not generally favorable for volume or efficiency, and the transformer also helps to provide necessary voltage transformation.) The converter should also be able to handle a range of input voltages corresponding to that provided from the PFC stage during a hold-up time transient event.

III. SYSTEM ARCHITECTURE

In this section we present an overview of the proposed system architecture illustrated in Fig. 2, and describe how it addresses some of the constraints and tradeoffs in the previous section. We focus on its individual elements: (1) The dual element PFC stage and its reconfiguration to address the wide input line voltage range; (2) the energy buffer capacitor bank which provides energy storage for twice-line-frequency energy buffering and output holdup; and (3) the two-input, single-output isolation and regulation stage. The following sections then provide design details about these individual stages.

A. Proposed PFC Stage

As described previously and shown in Fig. 2, the PFC stage consists of 2 step-down converters and a configuration switch network; the detailed structure including the active rectifier, configuration network and buck converters is shown in Fig. 3. The configuration network connects the step-down converters in series if the ac input voltage is high (i.e. 170 to 264 Vac RMS) and in parallel if it is low (i.e. 85 to 130 Vac RMS). This reconfigurability reduces both the maximum input voltage and required input voltage range of the two buck converters over the universal ac input range. As will be seen, this enables us to design a very high-frequency miniaturized converter block for the PFC function (1-4 MHz switching frequency range) that is nonetheless extremely efficient (~98%). Moreover, the nominal output voltage of each of the two converters was chosen to be 72 V (average), which allows the buck-type converter to operate over a sufficient part of the line cycle to meet EN61000-3-2 line harmonic requirements. This use of a buck PFC with reconfiguration also reduces the voltage conversion requirement of the subsequent stage (thereby improving its achievable size and efficiency).

1. Step-down Converter Operation

The step-down converters are resonant-transition inverted buck converters, or “RTI” buck converters, as illustrated in Fig.

Fig. 3 Details of the PFC stage: active line rectifier (green), configuration switch network (blue) and step-down converters (red). If the input voltage is high, S2 turns on and the inputs to the step-down converters connect in series. If the input voltage is low, S1 and S3 turn on and the inputs to the step-down converters are connected in parallel. The output of each step-down converter is connected to an energy buffering capacitor.

Fig. 4 Resonant transition inverted buck converter and its ideal waveforms. This topology is excellent for miniaturization as it operates in high-ripple mode which enables the use of a small inductor. Also, ZVS or near ZVS is maintained over a roughly ~3:1 step down ratio which minimizes losses as switching frequency increases and the power switch is ground referenced which facilitates operation at high frequency.

4 [22,35]. This converter has several features that make it suitable for realizing high density and high efficiency: it operates in discontinuous conduction mode (allowing for small
inductor value and size) and maintains zero voltage switching (ZVS) up to a 2:1 step down voltage ratio, with low-loss "near ZVS" operation at up to a 3:1 step-down conversion ratio. Additionally, the single active switch in the inverted buck topology is ground referenced, which simplifies driving it at HF, and by virtue of it being a step-down converter the switch voltage stress is smaller than the more traditional boost type converter. This enables the use of highly efficient and small footprint GaN FETs. Moreover, input current can be (indirectly) controlled through transistor on time, without the need for current sensing [22,35,36].

The first-stage PFC converters use transistor on-time control as a proxy for current control. A result of this is that the switching frequency varies with operating point. The prototype developed here operates between 1 and 4 MHz, an order of magnitude higher than typical PFC stages, with substantial benefits for required passive component volume and EMI filter design [22,37].

2. Component Selection of RTI Buck

The RTI buck converter is the building block of the PFC stage. During PFC operation each buck converter will process a peak power of about 300 W with an average of about 125 W with performance across the range of 30 to 300 W being of highest interest. Appendix A contains details of the component selection process. Table 1 summarizes the resulting power stage design of the RTI buck converter.

3. Input Current Shaping

During development, it was noted that the RTI buck converter operates with higher efficiency at lower input voltages. If the input current follows the line voltage, the PFC converter will draw high current at the peak of line voltage, which means it draws the highest amount of power when it is the least efficient. However by changing the current reference the converter can draw higher power when the line voltage is smaller, thus reducing the amount of power processed at peak voltage (which in turn increases converter average efficiency over a line cycle). This input current shaping adds distortion to the line current and is limited by EN61000-3-2 regulations. As will be discussed in the experimental results section, there is room to improve efficiency by shaping of the input current waveform over the line cycle while remaining within the EN61000-3-2 limits. This type of nonsinusoidal current shaping strategy has been utilized to advantage in previous grid-interface converters for both efficiency and waveform considerations [22] as well as for capacitor size reduction [4-6,22].

4. Active Rectifier Bridge and Configuration Switch

As shown in Fig. 3 (green outline), an active line-frequency rectifier bridge is used at the input of the supply to increase efficiency. STB32NM50N FETs with a typical on-resistance of 0.1 ohms are used to provide low conduction losses and withstand peak input voltages of 500 volts. The gates are driven by Vishay VOM1271 photovoltaic MOSFET drivers with integrated fast turn-off. They are able to turn off the rectifier FETs in under 20 µs though it takes 1 - 2 ms to turn them on. Because the rectifiers operate at line frequency, this is not a problem. The input voltage is continuously monitored by the processor and compared with the buck converter output voltage. If the input is more than 15 volts higher than the output voltage, the appropriate FETs are turned on. If the voltage difference is less than 8 volts, they are turned off. (These boundary values of operation were chosen experimentally. They provide enough margin and stability for the control loops. The buck converter cannot operate when the input voltage is below the output.) When the supply is first powered up and no gate drive signals are supplied, the body diodes of the FETs perform as a conventional full bridge rectifier.

The configuration switch network shown in Fig. 3 (blue outline) is used to connect the two buck converters in series or parallel. Infineon BSC600N25NS3 FETs with an on-resistance of 60 ohms and a Vds of 250 volts are used for this function. S1 and S2 are also driven by Vishay VOM1271 photovoltaic MOSFET drivers but S3 does not require an isolated drive. When no gate drive signals are present, the two buck converters are connected in series by the body diode of S2. This default condition at power up allows time for the control processor to measure the input line voltage and determine if series or parallel operation is required. The appropriate configuration switches are normally turned on when the supply is first started and not changed during operation.

B. Selecting Energy Buffering Capacitors

The energy buffering capacitors are chosen by selecting the minimum volume capacitance that meets the intersection of the following constraints: i) the twice-line-frequency energy buffering requirement, ii) the hold-up time energy requirement, and iii) the capacitor RMS current limit. Each of these constraints is explained in more detail as follows:

One limit on capacitor voltage ripple is the high-efficiency input voltage range of the second stage converter. We define the capacitor voltage ripple ratio $R_c$ as:

$$R_c = \frac{V_{\text{max}}}{V_{\text{nom}}} - 1$$  

(1)
where \( V_{\text{nom}} \) is the nominal voltage or average voltage that the energy is stored at and \( V_{\text{max}} \) is the maximum value of the voltage ripple (usually the rated ‘working’ voltage of the capacitor, or the maximum input voltage of the second stage). From here one can determine the minimum capacitance \( C_{\text{ripple}} \) needed to maintain the capacitor voltage ripple below an allowed amount, and relate it to the amount of energy needed to be buffered every half cycle:

\[
C_{\text{ripple}} = \frac{E_{\text{buff}}}{2 R_C V_{\text{nom}}^2}
\]

where \( E_{\text{buff}} \) is the twice line cycle energy buffered.

A second constraint on capacitor size is holdup. The converter needs to be able to deliver full dc power \( P_{dc} \) to the load during a transient event when the ac input power is cut-off for a duration \( t_{\text{hold-up}} \). The amount of capacitance \( C_{\text{hold-up}} \) needed to provide constant dc power to the load during time \( t_{\text{hold-up}} \) is [38]:

\[
C_{\text{hold-up}} = \frac{2 P_{dc} t_{\text{hold-up}}}{(V_{\text{nom}} (1 - R_C))^2 - V_{\text{min}}^2}
\]

where \( V_{\text{min}} \) is the minimum allowed voltage of the second stage converter.

A final constraint on capacitor sizing is adequate RMS current capability, especially for electrolytic capacitors. It is typical practice from manufacturers to specify the capacitor’s rated RMS current for various frequencies.

Now we apply these constraints to the design to size our energy buffering capacitors. The energy buffering capacitors are split equally between the two PFC stage outputs. Each of the two submodules process half the rated power (125 W each) and buffer half the energy at its output; the second stage combines power from the two PFC stages and energy buffer to supply the single output. The second stage converter used in this design has an input voltage range (for each input) of 35-75 V. Identifying all the values needed, this translates to \( V_{\text{max}} \) of 75 V, \( V_{\text{nom}} \) (or average) of 72 V and \( V_{\text{min}} \) (or minimum allowed during a hold-up event) of 35 V. The value of the ripple ratio \( R_C \) is 4.16%, and the twice-line-frequency energy that we need to buffer \( E_{\text{buff}} \) is 0.478 J per capacitor bank. The hold-up time \( t_{\text{hold-up}} \) is 20 ms (full 50 Hz line cycle). This leads to a value of \( C_{\text{ripple}} \) of 1.106 mF and \( C_{\text{hold-up}} \) of 1.357 mF. The value of capacitor RMS current rating, per capacitor bank, is 1.68 A at 100 Hz. Based on these constraints, the capacitor bank sizing is determined by holdup requirements. The energy buffering capacitor bank chosen as the best candidate comprises two of EKYB800ELL681MK40S capacitors (each rated for 80 V, capacitance of 0.68 mF and RMS current capacity of 1.47 A) in parallel at each PFC output.

### C. Isolation Stage

The proposed design requires a second (isolation, transformation and regulation) stage having two inputs - one for each of the two PFC converter outputs. The proposed isolation stage converter is shown in Fig. 5. This converter operates similarly to a dual active bridge (DAB) [21,22,39], but enables power to be drawn from (and transferred between) two inputs while providing a single output. The relative phase shift between the inverters and the rectifier is used to control the output power delivered under normal operating conditions at high power levels. The output power of the converter is described by the following equation:

\[
P_O = \frac{N V_{\text{in}} V_o}{2 \omega L} \Phi \left( 1 - \frac{\text{abs}(\Phi)}{\pi} \right)
\]

where \( N \) is the 1:N turns ratio of the transformer, \( V_{\text{in}} \) and \( V_o \) are the input and output voltages, \( \omega \) is the switching frequency in radians, \( L \) is the equivalent inductance referred to the secondary (including transformer leakage and any additional inductance) and \( \Phi \) is the phase shift (in radians) between the inverters and the rectifier. The trapezoidal current shown in Fig. 5 provides the minimum RMS current for a given output power. If the voltage relationship \( \frac{N V_{\text{in}}}{2} = V_o \) is not satisfied the current will not be flat topped and the RMS current will be higher. This converter is designed to be very efficient at a nominal input value of voltage and for small deviations around it (to account
TABLE II
FINALIZED PART LIST FOR THE ISOLATED CONVERTER

<table>
<thead>
<tr>
<th>Part</th>
<th>Name</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inverter FET</td>
<td>EPC2016C</td>
<td>E-22-DMR51, Lₘₐₓ= 80 nH, Lₘᵦₘ=8.2 µH</td>
</tr>
<tr>
<td>Rectifier FET</td>
<td>EPC2024</td>
<td>Primaries: 3 turns of 48/1000 litz wire each,</td>
</tr>
<tr>
<td>Transformer</td>
<td>E₂₂-DMR51, Lₘₐₓ= 80 nH, Lₘᵦₘ=8.2 µH</td>
<td>Winding configuration: PSSP (2 secondaries connected in parallel)</td>
</tr>
<tr>
<td>Inductor</td>
<td>Each one is half core Fair-Rite 3061990871</td>
<td>5 turns of 1000/48 litz wire</td>
</tr>
</tbody>
</table>

for the twice line frequency ripple on the energy buffering capacitors). However, the converter can operate at reduced efficiency over a wide range of inputs for a transient event such as the hold-up time. For example, by decreasing frequency monotonically the output power can be regulated during a hold-up time event.

Another important characteristic of this converter is its zero-voltage switching (ZVS) capability. During the switch dead time part of the cycle, the incoming FET’s voltage will ring down so that it turns on at a lower voltage. With sufficient switch current, the switch voltage will ring down all the way to zero. The minimum switch current needed for ZVS is given by [38]:

\[ I_{SW,min} = \frac{2\sqrt{V_{in} V_{out}}}{Z_0} \]  

(5)

where \( Z_0 \) is the characteristic impedance of the transformer equivalent inductance and the switch capacitance. As a consequence, ZVS is lost at light loads. Dead time control [40] is used here to increase light-load efficiency of the second stage. The next sub-section details how this control technique is implemented.

A summary of the components used in the isolation stage is shown in Table 2. The design parameters were a nominal input voltage \( V_{in} \) of 72 V, output voltage \( V_{out} \) of 24 V, output power of 250 W and a switching frequency at nominal of 575 kHz. Appendix B details the selection criteria for these components.

D. Dead Time Control

In typical DAB converters, regulation is achieved by controlling the phase-shift between the primary and secondary bridges. One disadvantage of this approach is the increase in transistor switching loss at light loads [40, 41]. Based on the authors’ conference paper [39], we propose a control algorithm that increases light-load efficiency in DAB converters, and utilize it here to improve the system. The new control technique consists of using phase-shift as a control handle when operating above a certain output power, and then transitioning to switch dead time as a control handle when operating at lighter loads. With this new control algorithm, light load efficiency can be increased significantly [40].

Fig. 6 shows the controller commands as a function of output power. Phase shift time, \( t_{Phase\ Shift} \), is used to modulate output power between the rated or maximum output power and an intermediate value. During this range of operating points, dead
### TABLE III

<table>
<thead>
<tr>
<th>Item</th>
<th>Area (in²)</th>
<th>Volume ' (in³)</th>
<th>Fraction (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMI Filter</td>
<td>1.216</td>
<td>0.608</td>
<td>8%</td>
</tr>
<tr>
<td>Line Rectifier</td>
<td>1.215</td>
<td>0.608</td>
<td>8%</td>
</tr>
<tr>
<td>Mode Switch</td>
<td>0.278</td>
<td>0.139</td>
<td>2%</td>
</tr>
<tr>
<td>Buck Converters</td>
<td>3.58</td>
<td>1.79</td>
<td>25%</td>
</tr>
<tr>
<td>Energy Buffer</td>
<td>3.45</td>
<td>1.725</td>
<td>24%</td>
</tr>
<tr>
<td>Control</td>
<td>1.036</td>
<td>0.518</td>
<td>7%</td>
</tr>
<tr>
<td>Isolation Stage</td>
<td>2.706</td>
<td>1.353</td>
<td>19%</td>
</tr>
<tr>
<td>Control Supply</td>
<td>0.852</td>
<td>0.426</td>
<td>6%</td>
</tr>
<tr>
<td>Total</td>
<td>14.33</td>
<td>7.166</td>
<td>100%</td>
</tr>
<tr>
<td>Density</td>
<td>34.89</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The total height is 0.5 inches.

Fig. 8 Line voltage (red), line current (yellow), output voltage (blue) and output current (purple) for the following operating point: 230 Vac input, 24 Vdc output voltage at an output power of 251 W. The power factor is 0.948 and efficiency 95.2%. The converter does not draw peak current when the voltage is maximum. THD = 24%

time ($t_{\text{Dead Time}}$) is held constant. For power levels between the intermediate value and the minimum converter power, phase shift time is held constant and dead time is used to provide regulation. The discontinuities or “jumps” in dead time commands are due to non-linearities in the output power vs dead time transfer function. For details in the control algorithm and the output power vs dead time transfer function, the reader is referred to [40].

In the next section, experimental results on the full converter performance are shown.

### IV. EXPERIMENTAL RESULTS

A photograph of the full converter is shown in Fig. 7. Various subsystem blocks can be seen, including the line rectifier, EMI filter (on the dc side of the rectifier), PFC converter, isolation stage, auxiliary power supply and control circuitry. This prototype converter provides a “box volume” power density of 34.9 W/in³, which is achieved through the proposed architecture and multi-MHz operation. A breakdown of the volume is shown in Table 3. The RTI buck converter, the energy buffering capacitors and the isolation stage dominate the volume of the system.

Fig. 8 shows the system input and output waveforms for rated power at 230 Vac input, while Fig. 9 shows the line current harmonic current content normalized to EN-61000-3-2 limits. The total harmonic distortion (THD) of the ac current is 24%.
Figure 10 shows the full system efficiency for high line (230 Vac) and low line (115 Vac) input voltages. Most of the extra loss at low line comes from the input bridge rectifier which processes twice the current of the 230 Vac case. Figure 11 shows the full system ac-to-dc efficiency data and compares it to the 80 PLUS Platinum [12] efficiency standard for computer power supplies. The efficiency at full power (250 W) and 230 Vac input is 95.33%. The peak efficiency is 95.58% at 175 W. This efficiency includes control circuitry losses.

Figure 12 shows waveforms of the converter during a power interruption. The isolation stage delivers full power during the hold-up time of 20 ms by discharging the energy buffering capacitors. As discussed in Section III-B, energy buffering capacitor size is determined by the hold-up time requirement. If this constraint is relaxed, even higher power density could be achieved as the energy buffer capacitor takes up 24% of converter volume.

The converter has a total of 17 FETs, which increases costs and complexity. However, the trade-off is the high efficiency operation at steady state and the very similar performance between 230 Vac and 115 Vac. The control strategy of the converter is discussed in Appendix C.

### V. COMPARISON TO OTHER CONVERTERS

Figure 13 shows a full load efficiency vs power density plot for various converters in the literature and available commercially [42-47]; full details of each plotted point are indicated in Table 4, along with the values achieved in this paper. The converters selected have similar specifications to the design discussed here for the purpose of performing a fair comparison. Specifically, they all operate over universal input voltage, have energy buffering capacitors and have roughly similar output voltage and power ratings under natural convection cooling conditions.

The comparison demonstrates the high performance enabled by the proposed approach. We consider full-load efficiency as an important metric because this is the condition that often determines achievable size reduction owing to thermal constraints. Of the commercial converters [43,45,46] shown, only the 170 W converter from Murata [43] is rated as 80 PLUS Titanium (the highest tier awarded by 80 PLUS, and one tier higher than the design demonstrated here). This plot suggests a clear trade-off between achievable size and efficiency in ac/dc converters. This is to be expected. For example, one can increase power density by shrinking magnetics size in a design, but such a reduction typically worsens loss (owing to increased core and conductor loss).

The proposed conversion approach yields an exceptionally high combination of size and efficiency (considering both full

### Table IV

<table>
<thead>
<tr>
<th>Output Power (W)</th>
<th>Density (W/in³)</th>
<th>Efficiency</th>
<th>Output Voltage (V)</th>
<th>Universal Input</th>
<th>Power Factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>150</td>
<td>50</td>
<td>0.92</td>
<td>12</td>
<td>Yes</td>
<td>0.96</td>
</tr>
<tr>
<td>170</td>
<td>8.1</td>
<td>0.94</td>
<td>24</td>
<td>Yes</td>
<td>0.96</td>
</tr>
<tr>
<td>250</td>
<td>20</td>
<td>0.945</td>
<td>48</td>
<td>Yes</td>
<td>0.99</td>
</tr>
<tr>
<td>310</td>
<td>7.38</td>
<td>0.93</td>
<td>28</td>
<td>Yes</td>
<td>0.99</td>
</tr>
<tr>
<td>325</td>
<td>4.28</td>
<td>0.92</td>
<td>28</td>
<td>Yes</td>
<td>0.99</td>
</tr>
<tr>
<td>310</td>
<td>7.38</td>
<td>0.92</td>
<td>28</td>
<td>Yes</td>
<td>0.99</td>
</tr>
<tr>
<td>325</td>
<td>4.28</td>
<td>0.92</td>
<td>28</td>
<td>Yes</td>
<td>0.99</td>
</tr>
<tr>
<td>600</td>
<td>28</td>
<td>0.92</td>
<td>24</td>
<td>Yes</td>
<td>0.97</td>
</tr>
<tr>
<td>600</td>
<td>24</td>
<td>0.92</td>
<td>24</td>
<td>Yes</td>
<td>0.948</td>
</tr>
</tbody>
</table>

*Estimated
load and “80 PLUS” efficiency metrics). This high performance, which extends the Pareto front in the important metrics of efficiency and power density, is accomplished while meeting the numerous challenges in PFC conversion detailed in section I (wide input range, isolation, holdup, etc.). If we were to remove some of these constraints, such as universal input or hold-up time, the proposed approach would be able to achieve still higher power density at constant efficiency, or achieve higher efficiency at constant power density. It may be concluded that the proposed approach is effective for high-density PFC power supplies for computer applications.

VI. CONCLUSIONS

In this work a universal input single phase power supply is introduced that enables high power density and efficiency under high-frequency (1-4 MHz) operation. The architectural and topology decisions are presented, and a prototype converter is designed, built and tested. The design constraints and trade-offs are discussed. The proposed converter utilizes reconfiguration to reduce the operating range requirements of the first (PFC) stage, and facilitates achieving Multi-MHz operation and small size of the stage. It also reduces the conversion ratio requirements on the second stage. Active rectification and line current shaping are also used to achieve high efficiency and power density, as is careful selection of circuit topologies to realize the proposed architecture. Overall, a combination of high efficiency (>95% from universal input to 24 V dc output) and high power density (34.9 W/in$^3$) is achieved, while meeting key requirements of such grid-interfaced converters.

APPENDIX A

In this appendix the selection criteria for the RTI buck converter components is discussed in detail. The selection of the MOSFET was based on the soft-switching figure of merit $\text{Coss} \times \text{Ron}$ (output capacitance of the FET times on-resistance from Drain to Source) [48], which is plotted in Fig. 14 against rated voltage. The 300 V GaN FET EPC2025 was picked as the appropriate FET, and a prototype test board was prepared to check if there is an advantage in paralleling these devices. Utilizing 3 FETs in parallel minimizes the loss over the complete operating range. Two FETs provided higher loss at high power while 4 FETs increased the low power loss significantly.

The diode was selected in a similar fashion. A handful of Si Schottky diodes were tested on the test board and the efficiency of the converter was measured. Ultimately the MBFRB40250TG was selected for the final design.

The inductance value is designed to be as small as possible to minimize inductor size while being able to deliver power across a 10:1 power range, in continuous operation (i.e., without bursting). Taking into consideration minimum power (30 W), maximum input voltage (186 V), the inductance needed is approximately 5 μH. The inductor design considerations are core and winding losses, volume and temperature rise. The inductor was hand-wound using commercially available E shaped magnetic cores and litz wire. A Matlab script was written to sweep through various combinations of core materials, core geometries and winding configurations to find the best designs. The winding losses are calculated using Dowell’s Equation (accounting for skin effect and proximity effect) [49] and the core losses are calculated based on fittings of datasheet core loss data and core loss data measured by Hanson, et al [36]. These designs were narrowed down to a handful and they were tested on the tester board. The inductor chosen for the final design uses an E-22-3F45 core, uses 5 turns of 46/450 litz wire, has 7.5 mls of airgap in each leg of the core, and a 62 mil spacer between airgap and winding. A summary of the components of the RTI buck converter is shown in Table 1.

APPENDIX B

In this appendix the selection process for the isolation/transformation stage is discussed. The MOSFETs were selected in a similar manner to the ones from the PFC block: pick a handful of devices based on their datasheets and test them on a test board. The FETs used in the inverters are EPC2016C and in the rectifier EPC2024.

The transformer is designed in a similar manner as above: using a Matlab script and testing a few designs using a test board. The Matlab script (available in [37]) uses information about core material, core geometry, switching frequency, litz wire winding (diameter and number of strands) and turns ratio to estimate copper [50] and core losses. The transformer used in the final circuit uses two E22 core halves of DMR51 core material. Each primary (P) has 3 turns and the secondary (S) has 2 turns. There are two secondary coils, each of two turns, connected in parallel. The transformer is wound PSSP (top to bottom) using 1000/48 litz wire.

The transformer leakage inductance is used to satisfy the operating conditions of the circuit. From equation (4) one can see that there exists an upper bound on inductance value (for a fixed frequency, turns ratio and input/output voltages) that satisfies the output power requirement. To deliver $250$ W with a 575 KHz switching frequency, a nominal input voltage of 72 V and an output voltage of 24 V the leakage inductance referred...
IEEE Journal of Emerging and Selected Topics in Industrial Electronics
to the secondary is approximately 300 nH. On this circuit additional leakage inductance is needed on top of what the transformer provided. Two rod core inductors were placed on each primary of the transformer. The inductors used were each part 3061990871 (61 material) from Fair-Rite using 5 turns of 1000/48 litz wire (each providing an inductance of about 280 nH).

APPENDIX C

In this appendix the control strategy of the converter is discussed, including the PFC stage and the isolation stage.

The PFC stage uses a proportional and integral (PI) controller to maintain the output voltage at a nominal value of 72 V. The startup sequence consists of a series of gate pulses that trickle charge the energy buffering capacitors to avoid excessive stress that trickle charge the energy buffering capacitors to avoid excessive stress that trickle charge the energy buffering capacitors to avoid excessive stress that trickle charge the energy buffering capacitors to avoid excessive stress that trickle charge the energy buffering capacitors to avoid excessive stress. The startup sequence consists of a series of gate pulses to turn on the control circuitry and gate drivers on the secondary side of the transformer. This way the isolation barrier is kept intact. During light load operation, the phase shift is kept at a minimum and the output is controlled via dead-time control, as discussed in Section III-D.

REFERENCES


IEEE Journal of Emerging and Selected Topics in Industrial Electronics


Juan A. Santiago-González received his B.S. degree in electrical engineering from the University of Puerto Rico, Mayagüez Campus, Mayagüez, PR, in 2011, and the S.M. and Ph.D. degrees in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA in 2013 and 2018, respectively.

He is currently with De-Ice Technologies, in Somerville, MA. His research interests include power electronics, resonant converters, power supplies and radio-frequency power amplifiers.

David M. Otten received the B.S. and S.M. degrees from the Massachusetts Institute of Technology (MIT), Cambridge in 1973 and 1974 respectively.

In 1974 he joined the MIT Electric Power Systems Engineering Laboratory (EPSEL) as a staff engineer. Since 1984 he has been a Principal Research Engineer in the renamed Laboratory for Electromagnetic and Electronic System (LEES) at MIT. His research interests include instrumentation, power electronics, and the micromouse robot contest.

Seunb gum Lim received the BS degree in electrical Engineering from Seoul National University, Seoul, Korea, and S.M. and Ph.D degree in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA. His research interests include power electronics, resonant converters, soft-switching techniques, and RF power amplifiers.

Khurram K. Afridi (S’93-M’98-SM’16) received the B.S. degree in electrical engineering from the California Institute of Technology (Caltech) in 1989 and the S.M. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT) in 1992 and 1998, respectively.

During summers and between degrees he worked for JPL, Lutron, Philips, and Schlumberger. In 1997, he joined the founding team of Techlogix as Chief Technology Officer and became Chief Operating Officer in 2000. From 2004 to 2008 he also led the development of LUMS School of Science and Engineering
(SSE) as Project Director, and was appointed Associate Professor and the Werner-von-Siemens Chair for Power Electronics in 2008. From 2009 to 2014 he was a Visiting Associate Professor in the Department of Electrical Engineering and Computer Science at MIT, and from 2014 to 2018 he was an Assistant Professor in the Department of Electrical, Computer and Energy Engineering at the University of Colorado (CU) Boulder. Since 2018 he is an Associate Professor in the School of Electrical and Computer Engineering at Cornell University.

His research interests are in power electronics and energy systems incorporating power electronic controls. He is an associate editor of the IEEE Journal of Emerging and Selected Topics in Power Electronics and a Distinguished Lecturer of the IEEE Vehicular Technology Society. Dr. Afridi is a recipient of Caltech's Carnation Merit Award, CU Boulder's Goh Faculty Fellowship, Cornell’s Engineering Research Excellence Award, the BMW Scientific Award, and the NSF CAREER Award. He is co-author of six IEEE prize papers.

David J. Perreault (S’91, M’97, SM ’06, F’13) received the B.S. degree from Boston University, Boston, MA, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA.

In 1997 he joined the MIT Laboratory for Electromagnetic and Electronic Systems as a Postdoctoral Associate, and became a Research Scientist in the laboratory in 1999. In 2001, he joined the MIT Department of Electrical Engineering and Computer Science, where he is presently the Ford Professor of Engineering and the William R. and Betsy P. Leitch Professor in Residence at MIT.

His research interests include design, manufacturing, and control techniques for power electronic systems and components, and in their use in a wide range of applications. He also consults in industry, and co-founded Eta Devices, inc. (acquired by Nokia in 2016) and Eta Wireless, inc. (acquired by Murata in 2021). Dr. Perreault is a member of the National Academy of Engineering. He received the Richard M. Bass Outstanding Young Power Electronics Engineer Award, the R. David Middlebrook Achievement Award, the ONR Young Investigator Award, and the SAE Ralph R. Teetor Educational Award. He is co-author of fifteen IEEE prize papers, and of the second edition of the textbook “Principles of Power Electronics” (Cambridge University Press, 2023).